
Registers DFFNR
Speedster22i Macro Cell Library
AchronixSemiconductorProprietary PAGE 75
DFFNR
Negative Clock Edge D-Type Register with Asynchronous Reset
Figure 2-12: Logic Symbol
DFFNRisasi
ngleD‐typeregisterwith data input (d),clock (ckn), and active‐low reset(rn)
inputs and data (q) output. The active‐low reset input overrides all other inputs when it is
assertedlowandsetsthedataoutputlow.Iftheasynchronousresetinputisnotasserted,the
dataoutputissettoth
evalueonthedatainputuponthenextfallingedgeoftheclock.
Pins
Table 2-38: Pin Descriptions
Name Type Description
d Data input.
rn
Active-low asynchronous reset input. A lo
w on rn sets the q output low
independent of the other inputs.
ckn Negative-edge clock input.
q
Data output. The value pr
esent on the data input is transferred to the q
output upon the falling edge of the clock if the asynchronous reset input
is high.
Parameters
Table 2-39: Parameters
Parameter Defined Values Default Value
init 1’b0
sr_assertion “unclocked”
init
Theinitparameter defines the initial value ofthe output of theDFFNRregister.Thisisthe
valuetheregistertakesupontheinitialapplicationofpowertotheFPGA.Thedefaultvalue
oftheinitparameteris1’b0.
sr_assertion
The sr_assertion param eter defines the behavior of the output when the sn set input is
asserted.Assigningthesr_assertionto“unclocked”resultsinanasychronousassertionofthe
reset signal, where the q output is set to one upon assertion of the active‐low reset signal.
Assigningthesr_assertionto“clocked”re
sultsinasynchronousassertionoftheresetsignal,
wheretheqoutputissettooneatthenextrisingedgeoftheclock.Thedefaultvalueofthe
sr_assertionparameteris“unclocked”.
input
input
input
output
1’b0, 1’b1
“unclocked”, “clocked”
Commenti su questo manuale