Achronix Speedster22i User Macro Guide Manuale Utente Scaricare il pdf (Pagina 70)

Registers DFFEC

Speedster22i Macro Cell Library

AchronixSemiconductorProprietary PAGE 54

Table 2-9: Function Table

Inputs Output

cn ce d ck q



Verilog Instantiation Template

DFFEC #(.init(1’b0))

instance_name

(.q(user_out),

.d(user_din),

.cn(user_clear),

.ce(user_clock_enable),

.ck(user_clock));

VHDL Instantiation Template

------------- ACHRONIX LIBRARY ------------

library speedster22i;

use speedster22i.components.all;

------------- DONE ACHRONIX LIBRARY ---------

-- Component Instantiation

DFFEC_instance_name : DFFEC

generic map ( init => ‘0’)

port map (q => user_out,

d => user_din,

cn => user_clear,

ce => user_clock_enable,

ck => user_clock);

X0XXHold

01X 0

0 0

1 1

1 2 ... 65 66 67 68 69 70 71 72 73 74 75 ... 223 224

Nessun commento

Achronix Speedster22i User Macro Guide Manuale Utente Pagina 70