
Memories BRAM80K
Speedster22i Macro Cell Library
AchronixSemiconductorProprietary PAGE 100
correctdataatbothoutputports.Inthiscase,thedatacorruptionwillnotbenoticedbythe
circuituntilthethecorruptedmemorylocationislaterread.
Timing Diagrams
Thetimingdiagramsforthefourcombinationsoftheporta_write_mode(portb_write_mode)
andporta_en_out_reg(portb_en_out_reg)parametersisshownbelow
Figure 6-3: Write-First, Latched Mode Timing Diagram
Figure 6-4: Write-First, Registered Mode Timing Diagram
Commenti su questo manuale