
Registers DFFNER
Speedster22i Macro Cell Library
AchronixSemiconductorProprietary PAGE 69
DFFNER
Negative Clock Edge D-Type Register with Clock Enable and
Asynchronous/Synchronous Reset
Figure 2-10: Logic Symbol
DFFNER is a si
ngle D‐type register with data input (d), clock enable (ce), clock (ckn), and
active‐lowreset(rn)inputsanddata(q) output.Theactive‐lowresetinputoverridesallother
inputs when it is asserted low and sets the data output low. The resonseof the q output in
re
sponse to the asserted reset depends on the value of the sr_assertion parameter and is
detailedinTable2‐32
: DFFNERFunctionTablewhensr_assertion=“unclocked”andTable
2‐33: DFFNER Function Table wh
en sr_assertion = “clocked”. If the reset input is not
asserted,thedataoutputissettotheva
lueonthedatainputuponthenextfallingedgeofthe
clockiftheactive‐highclockenableinpu tisasserted.
Pins
Table 2-30: Pin Descriptions
Name Type Description
d Data input.
rn
Active-low asynchronous/sy
nchronous reset input. A low on rn sets the
q output low independent of the other inputs if the sr_assertion parame-
ter is set to “unclocked”. If the sr_assertion parameter is set to “clocked”, a
lo
w on rn sets the q output low at the next falling edge of the clock.
ce Active-high clock enable input.
ckn Negative-edge clock input.
q
Data output. The value pr
esent on the data input is transferred to the q
output upon the falling edge of the clock if the clock enable input is high
and the reset input is high.
Parameters
Table 2-31: Parameters
Parameter Defined Values Default Value
init 1’b0
sr_assertion “unclocked”
init
Theinitparameterdefinestheinitialvalueoftheoutput oftheDFFNERregister.Thisisthe
valuetheregistertakesupontheinitialapplicationofpowertotheFPGA.Thedefaultvalue
oftheinitparameteris1’b0.
input
input
input
input
output
1’b0, 1’b1
“unclocked”, “clocked”
Commenti su questo manuale