
UG027, May 21, 2014
Table 3: Snapshot of HD1000 52.5mm package spreadsheet to show clock buffers
Phase Locked Loop (PLL)
The PLLs are low jitter, wide range, independent multi-phase outputs with glitch-free phase
rotators that can be used for PLL outputs of up to 1066MHz for core circuit applications. The
block diagram below shows a high-level view of the PLL architecture.
Ref Clk
Divider
PFD /
CP / LF
Sigma-
delta
Fbk Clk
Divider
Phase Rotator w/
Divider
Mux
VCO
8-phase
16 bit
4 independent
outputs
Feedback clock
from clock tree
Figure 4: PLL Architecture
Commenti su questo manuale