Achronix Speedster22i Clock and Reset Networks Manuale Utente Pagina 11

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 28
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 10
UG027, May 21, 2014
Table 3: Snapshot of HD1000 52.5mm package spreadsheet to show clock buffers
Port_Name
DIFF-PAIR
USE
BANK
PURPOSE
CLK/RST USE
pad0_clk_bank_ne
P
C
CB3
USER
CLK RST
pad0_clk_bank_nw
P
C
CB0
USER
CLK RST
pad0_clk_bank_se
P
C
CB2
USER
CLK RST
pad0_clk_bank_sw
P
C
CB1
USER
CLK RST
pad1_clk_bank_ne
N
C
CB3
USER
CLK RST
pad1_clk_bank_nw
N
C
CB0
USER
CLK RST
pad1_clk_bank_se
N
C
CB2
USER
CLK RST
pad1_clk_bank_sw
N
C
CB1
USER
CLK RST
pad2_clk_bank_ne
P
C
CB3
USER
CLK RST
pad2_clk_bank_nw
P
C
CB0
USER
CLK RST
pad2_clk_bank_se
P
C
CB2
USER
CLK RST
pad2_clk_bank_sw
P
C
CB1
USER
CLK RST
pad3_clk_bank_ne
N
C
CB3
USER
CLK RST
pad3_clk_bank_nw
N
C
CB0
USER
CLK RST
pad3_clk_bank_se
N
C
CB2
USER
CLK RST
pad3_clk_bank_sw
N
C
CB1
USER
CLK RST
pad4_clk_bank_ne
P
C
CB3
USER
CLK RST
pad4_clk_bank_nw
P
C
CB0
USER
CLK RST
pad4_clk_bank_se
P
C
CB2
USER
CLK RST
pad4_clk_bank_sw
P
C
CB1
USER
CLK RST
pad5_clk_bank_ne
N
C
CB3
USER
CLK RST
pad5_clk_bank_nw
N
C
CB0
USER
CLK RST
pad5_clk_bank_se
N
C
CB2
USER
CLK RST
pad5_clk_bank_sw
N
C
CB1
USER
CLK RST
Phase Locked Loop (PLL)
The PLLs are low jitter, wide range, independent multi-phase outputs with glitch-free phase
rotators that can be used for PLL outputs of up to 1066MHz for core circuit applications. The
block diagram below shows a high-level view of the PLL architecture.
Ref Clk
Divider
PFD /
CP / LF
Sigma-
delta
Fbk Clk
Divider
Phase Rotator w/
Divider
Mux
VCO
8-phase
16 bit
4 independent
outputs
Feedback clock
from clock tree
Figure 4: PLL Architecture
Vedere la pagina 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 27 28

Commenti su questo manuale

Nessun commento